July 20th, 2020

• Confirmed that one clock is being routed into the partition region by implementing a counter test
• Building an overlay for a test that feeds 2 clocks into the partition region
• Also tests heterogeneous synth tiles
• Tomorrow will start on having the ability to merge FASM for an overlay and N partition regions and then generate a bitstream from that