Skip to main content
June 4th, 2020
- Attended VtR meeting
- Interested in work on placement constraints in VtR, especially constraining within a rectangle
- Did more research into PR in arch-defs or VtR, think they can be complementary (for different use cases)
- VtR placement constraint works gets you most of the way there for PR based in VtR
- Leaning towards PR in arch-defs out of optimizing for speed after "overlay" generation and allowing much smaller rr_graphs for loading on board
- Still working on trying to run custom bitstreams on the zynq with PS code generated by Vitis/SDSoC
- Will help with testing real world PR later on
- Some progress loading from SD card using https://github.com/antmicro/zynq-mkbootimage
- Fixed mkbootimage bug, will submit pull request soon
Comments
Post a Comment